收藏本站
Chapter 6: Board Test System
Preparing the Board
6–3
1
The Board Test System and Power Monitor share the JTAG bus with other
applications like the Nios II debugger and the SignalTap ? II Embedded Logic
Analyzer. Because the Quartus II programmer uses most of the bandwidth of the
JTAG bus, other applications using the JTAG bus might time out. Be sure to close the
other applications before attempting to reconfigure the FPGA using the Quartus II
Programmer.
Preparing the Board
With the power to the board off, perform the following steps:
1. Connect the USB cable to the board.
2. Verify the settings for the board settings DIP switch bank (SW4) match Table 4–2
on page 4–3 .
3. Set the rotary switch (SW2) to the 1 position.
4. Verify the settings for the JTAG DIP switch bank (SW6), located on the back of the
board, match Table 4–4 on page 4–5 . These settings determine the devices to
include in the JTAG chain.
f For more information about the board’s DIP switch and jumper settings,
refer to the Stratix IV GX FPGA Development Board Reference Manual .
5. Turn on the power to the board. The board loads the design stored in the user
hardware portion of flash memory into the FPGA.
c
To ensure operating stability, keep the USB cable connected and the board
powered on when running the demonstration application. The application
cannot run correctly unless the USB cable is attached and the board is on.
Running the Board Test System
To run the application, navigate to the <install
dir> \kits\stratixIVGX_4sgx230_fpga\examples\board_test_system directory and
run the BoardTestSystem.exe application.
1
1
On Windows, click Start > All Programs > Altera > Stratix IV GX FPGA
Development Kit < version > > Board Test System to run the application.
A GUI appears, displaying the application tab that corresponds to the design running
in the FPGA. The Stratix IV GX FPGA development board’s flash memory ships
preconfigured with the design that corresponds to the Config , GPIO , and
SRAM&Flash tabs.
If you power up your board with the rotary switch (SW2) in a position other than the
1 position, or if you load your own design into the FPGA with the Quartus II
Programmer, you receive a message prompting you to configure your board with a
valid Board Test System design. Refer to “The Configure Menu” for information about
configuring your board.
March 2014
Altera Corporation
Stratix IV GX FPGA Development Kit User Guide
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DK-DEV-5AGXB3N/ES ARRIA V DEVELOPMENT KIT
DK-DEV-5M570ZN KIT DEV MAX V 5M570Z
DK-DEV-5SGXEA7N KIT DEV STRATIX V FPGA 5SGXEA7
DK-DSP-2S180N DSP PRO KIT W/SII EP2S180N
DK-DSP-3C120N KIT DEV DSP CYCLONE III EDITION
DK-K7-CONN-CES-G KINTEX-7 FPGA CONNECTIVITY KIT
DK-K7-EMBD-CES-G-J KINTEX-7 FPGA EMBEDDED KIT JAPAN
DK-MAXII-1270N KIT DEV MAXII W/EPM 1270N
相关代理商/技术参数
DK-DEV-5AGTD7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5AGXB3N/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5ASTD5N 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1
DK-DEV-5CEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F31C7N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5CEA7N/P 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional
DK-DEV-5CEA7NES 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F3 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5CEA7NESP 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT CYCLONE V E
DK-DEV-5CEA7NP 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional